



jonathanpwang

chore(fmt): wrap comments and format code comments (#1575)

✓

e4e180c · 3 weeks ago

🕒

298 lines (261 loc) · 10.5 KB

```

1      use std::{
2          array,
3          borrow::{Borrow, BorrowMut},
4      };
5
6      use openvm_circuit::arch::{
7          AdapterAirContext, AdapterRuntimeContext, ImmInstruction, Result, VmAdapterInterface,
8          VmCoreAir, VmCoreChip,
9      };
10     use openvm_circuit_primitives::bitwise_op_lookup::{
11         BitwiseOperationLookupBus, SharedBitwiseOperationLookupChip,
12     };
13     use openvm_circuit_primitives_derive::AlignedBorrow;
14     use openvm_instructions::{instruction::Instruction, program::PC_BITS, LocalOpcode};
15     use openvm_rv32im_transpiler::Rv32AuipcOpcode::{self, *};
16     use openvm_stark_backend::{
17         interaction::InteractionBuilder,
18         p3_air::{AirBuilder, BaseAir},
19         p3_field::{Field, FieldAlgebra, PrimeField32},
20         rap::BaseAirWithPublicValues,
21     };
22     use serde::{Deserialize, Serialize};
23
24     use crate::adapters::{RV32_CELL_BITS, RV32_REGISTER_NUM_LIMBS};
25
26     const RV32_LIMB_MAX: u32 = (1 << RV32_CELL_BITS) - 1;
27
28     #[repr(C)]
29     #[derive(Debug, Clone, AlignedBorrow)]
30     pub struct Rv32AuipcCoreCols<T> {
31         pub is_valid: T,
32         // The limbs of the immediate except the least significant limb since it is always 0
33         pub imm_limbs: [T; RV32_REGISTER_NUM_LIMBS - 1],
34         // The limbs of the PC except the most significant and the least significant limbs
35         pub pc_limbs: [T; RV32_REGISTER_NUM_LIMBS - 2]

```

```

35     pub pc_limbs: [T; RV32_REGISTER_NUM_LIMBS - 2],
36     pub rd_data: [T; RV32_REGISTER_NUM_LIMBS],
37 }
38
39 #[derive(Debug, Clone)]
40 pub struct Rv32AuipcCoreAir {
41     pub bus: BitwiseOperationLookupBus,
42 }
43
44 ✓ impl<F: Field> BaseAir<F> for Rv32AuipcCoreAir {
45     fn width(&self) -> usize {
46         Rv32AuipcCoreCols::::width()
47     }
48 }
49
50 impl<F: Field> BaseAirWithPublicValues<F> for Rv32AuipcCoreAir {}
51
52 ✓ impl<AB, I> VmCoreAir<AB, I> for Rv32AuipcCoreAir
53 where
54     AB: InteractionBuilder,
55     I: VmAdapterInterface<AB::Expr>,
56     I::Reads: From<[[AB::Expr; 0]; 0]>,
57     I::Writes: From<[[AB::Expr; RV32_REGISTER_NUM_LIMBS]; 1]>,
58     I::ProcessedInstruction: From<ImmInstruction<AB::Expr>>,
59 {
60 ✓     fn eval(
61         &self,
62         builder: &mut AB,
63         local_core: &[AB::Var],
64         from_pc: AB::Var,
65     ) -> AdapterAirContext<AB::Expr, I> {
66         let cols: &Rv32AuipcCoreCols<AB::Var> = (*local_core).borrow();
67
68         let Rv32AuipcCoreCols {
69             is_valid,
70             imm_limbs,
71             pc_limbs,
72             rd_data,
73         } = *cols;
74         builder.assert_bool(is_valid);
75
76         // We want to constrain rd = pc + imm (i32 add) where:
77         // - rd_data represents limbs of rd
78         // - pc_limbs are limbs of pc except the most and least significant limbs
79         // - imm_limbs are limbs of imm except the least significant limb
80
81         // We know that rd_data[0] is equal to the least significant limb of PC
82         // Thus, the intermediate value will be equal to PC without its most significant limb:
83         let intermed_val = rd_data[0]
84             + pc_limbs
85                 .iter()
86                 .enumerate()
87                 .fold(AB::Expr::ZERO, |acc, (i, &val)| {

```

```

88         acc + val * AB::Expr::from_canonical_u32(1 << ((1 + 1) * RV32_CELL_BITS))
89     });
90
91     // Compute the most significant limb of PC
92     let pc_msl = (from_pc - intermed_val)
93         * AB::F::from_canonical_usize(1 << (RV32_CELL_BITS * (RV32_REGISTER_NUM_LIMBS - 1)))
94         .inverse();
95
96     // The vector pc_limbs contains the actual limbs of PC in little endian order
97     let pc_limbs = [rd_data[0]]
98         .iter()
99         .chain(pc_limbs.iter())
100         .map(|x| (*x).into())
101         .chain([pc_msl])
102         .collect::<Vec<AB::Expr>>();
103
104     let mut carry: [AB::Expr; RV32_REGISTER_NUM_LIMBS] = array::from_fn(|_| AB::Expr::ZERO);
105     let carry_divide = AB::F::from_canonical_usize(1 << RV32_CELL_BITS).inverse();
106
107     // Don't need to constrain the least significant limb of the addition
108     // since we already know that rd_data[0] = pc_limbs[0] and the least significant limb of
109     // is 0 Note: imm_limbs doesn't include the least significant limb so imm_limbs[i -
110     // 1] means the i-th limb of imm
111     for i in 1..RV32_REGISTER_NUM_LIMBS {
112         carry[i] = AB::Expr::from(carry_divide)
113             * (pc_limbs[i].clone() + imm_limbs[i - 1] - rd_data[i] + carry[i - 1].clone());
114         builder.when(is_valid).assert_bool(carry[i].clone());
115     }
116

```

[openvm](#) / [extensions](#) / [rv32im](#) / [circuit](#) / [src](#) / [auipc](#) / [core.rs](#)

[↑ Top](#)

Code

Blame

Raw



```

121         .eval(builder, is_valid);
122     }
123
124     // The immediate and PC limbs need range checking to ensure they're within [0,
125     // 2^RV32_CELL_BITS) Since we range check two items at a time, doing this way helps
126     // efficiently divide the limbs into groups of 2 Note: range checking the limbs of
127     // immediate and PC separately would result in additional range checks since
128     // they both have odd number of limbs that need to be range checked
129     let mut need_range_check: Vec<AB::Expr> = Vec::new();
130     for limb in imm_limbs {
131         need_range_check.push(limb.into());
132     }
133
134     // pc_limbs[0] is already range checked through rd_data[0]
135     for (i, limb) in pc_limbs.iter().skip(1).enumerate() {
136         if i == pc_limbs.len() - 1 {
137             // Range check the most significant limb of pc to be in [0,
138             // 2^{PC_BITS-(RV32_REGISTER_NUM_LIMBS-1)*RV32_CELL_BITS})
139             need_range_check.push(
140                 (*limb).clone()

```

```

141         * AB::Expr::from_canonical_usize(
142             1 << (pc_limbs.len() * RV32_CELL_BITS - PC_BITS),
143         ),
144     );
145     } else {
146         need_range_check.push((*limb).clone());
147     }
148 }
149
150 // need_range_check contains (RV32_REGISTER_NUM_LIMBS - 1) elements from imm_limbs
151 // and (RV32_REGISTER_NUM_LIMBS - 1) elements from pc_limbs
152 // Hence, is of even length 2*RV32_REGISTER_NUM_LIMBS - 2
153 assert_eq!(need_range_check.len() % 2, 0);
154 for pair in need_range_check.chunks_exact(2) {
155     self.bus
156         .send_range(pair[0].clone(), pair[1].clone())
157         .eval(builder, is_valid);
158 }
159
160 let imm = imm_limbs
161     .iter()
162     .enumerate()
163     .fold(AB::Expr::ZERO, |acc, (i, &val)| {
164         acc + val * AB::Expr::from_canonical_u32(1 << (i * RV32_CELL_BITS))
165     });
166 let expected_opcode = VmCoreAir::<AB, I>::opcode_to_global_expr(self, AUIPC);
167 AdapterAirContext {
168     to_pc: None,
169     reads: [].into(),
170     writes: [rd_data.map(|x| x.into())].into(),
171     instruction: ImmInstruction {
172         is_valid: is_valid.into(),
173         opcode: expected_opcode,
174         immediate: imm,
175     }
176     .into(),
177 }
178 }
179
180 fn start_offset(&self) -> usize {
181     Rv32AuipcOpcode::CLASS_OFFSET
182 }
183 }
184
185 #[repr(C)]
186 #[derive(Debug, Clone, Serialize, Deserialize)]
187 pub struct Rv32AuipcCoreRecord<F> {
188     pub imm_limbs: [F; RV32_REGISTER_NUM_LIMBS - 1],
189     pub pc_limbs: [F; RV32_REGISTER_NUM_LIMBS - 2],
190     pub rd_data: [F; RV32_REGISTER_NUM_LIMBS],
191 }
192
193 pub struct Rv32AuipcCoreChip {

```

```

194     pub air: Rv32AuipcCoreAir,
195     pub bitwise_lookup_chip: SharedBitwiseOperationLookupChip<RV32_CELL_BITS>,
196 }
197
198 ✓ impl Rv32AuipcCoreChip {
199 ✓     pub fn new(bitwise_lookup_chip: SharedBitwiseOperationLookupChip<RV32_CELL_BITS>) -> Self {
200         Self {
201             air: Rv32AuipcCoreAir {
202                 bus: bitwise_lookup_chip.bus(),
203             },
204             bitwise_lookup_chip,
205         }
206     }
207 }
208
209 ✓ impl<F: PrimeField32, I: VmAdapterInterface<F>> VmCoreChip<F, I> for Rv32AuipcCoreChip
210 where
211     I::Writes: From<[[F; RV32_REGISTER_NUM_LIMBS]; 1]>,
212 {
213     type Record = Rv32AuipcCoreRecord<F>;
214     type Air = Rv32AuipcCoreAir;
215
216     #[allow(clippy::type_complexity)]
217 ✓     fn execute_instruction(
218         &self,
219         instruction: &Instruction<F>,
220         from_pc: u32,
221         _reads: I::Reads,
222     ) -> Result<(AdapterRuntimeContext<F, I>, Self::Record)> {
223         let local_opcode = Rv32AuipcOpcode::from_usize(
224             instruction
225                 .opcode
226                 .local_opcode_idx(Rv32AuipcOpcode::CLASS_OFFSET),
227         );
228         let imm = instruction.c.as_canonical_u32();
229         let rd_data = run_auipc(local_opcode, from_pc, imm);
230         let rd_data_field = rd_data.map(F::from_canonical_u32);
231
232         let output = AdapterRuntimeContext::without_pc([rd_data_field]);
233
234         let imm_limbs = array::from_fn(|i| (imm >> (i * RV32_CELL_BITS)) & RV32_LIMB_MAX);
235         let pc_limbs: [u32; RV32_REGISTER_NUM_LIMBS] =
236             array::from_fn(|i| (from_pc >> (i * RV32_CELL_BITS)) & RV32_LIMB_MAX);
237
238         for i in 0..(RV32_REGISTER_NUM_LIMBS / 2) {
239             self.bitwise_lookup_chip
240                 .request_range(rd_data[i * 2], rd_data[i * 2 + 1]);
241         }
242
243         let mut need_range_check: Vec<u32> = Vec::new();
244         for limb in imm_limbs {
245             need_range_check.push(limb);
246     }

```

```

247
248     for (i, limb) in pc_limbs.iter().skip(1).enumerate() {
249         if i == pc_limbs.len() - 1 {
250             need_range_check.push((*limb) << (pc_limbs.len() * RV32_CELL_BITS - PC_BITS));
251         } else {
252             need_range_check.push(*limb);
253         }
254     }
255
256     for pair in need_range_check.chunks(2) {
257         self.bitwise_lookup_chip.request_range(pair[0], pair[1]);
258     }
259
260     Ok((
261         output,
262         Self::Record {
263             imm_limbs: imm_limbs.map(F::from_canonical_u32),
264             pc_limbs: array::from_fn(|i| F::from_canonical_u32(pc_limbs[i + 1])),
265             rd_data: rd_data.map(F::from_canonical_u32),
266         },
267     ))
268 }
269
270 ✓ fn get_opcode_name(&self, opcode: usize) -> String {
271     format!(
272         "{:?}",
273         Rv32AuipcOpcode::from_usize(opcode - Rv32AuipcOpcode::CLASS_OFFSET)
274     )
275 }
276
277 ✓ fn generate_trace_row(&self, row_slice: &mut [F], record: Self::Record) {
278     let core_cols: &mut Rv32AuipcCoreCols<F> = row_slice.borrow_mut();
279     core_cols.imm_limbs = record.imm_limbs;
280     core_cols.pc_limbs = record.pc_limbs;
281     core_cols.rd_data = record.rd_data;
282     core_cols.is_valid = F::ONE;
283 }
284
285 fn air(&self) -> &Self::Air {
286     &self.air
287 }
288 }
289
290 // returns rd_data
291 ✓ pub(super) fn run_auipc(
292     _opcode: Rv32AuipcOpcode,
293     pc: u32,
294     imm: u32,
295 ) -> [u32; RV32_REGISTER_NUM_LIMBS] {
296     let rd = pc.wrapping_add(imm << RV32_CELL_BITS);
297     array::from_fn(|i| (rd >> (RV32_CELL_BITS * i)) & RV32_LIMB_MAX)
298 }

```

